



Digital Logic Design

Hajar Falahati

Department of Computer Engineering
IRAN University of Science and Technology

hfalahati@iust.ac.ir

Ripple-Carry-Adder (RCA)



Carry Look Ahead (CLA)

$$s_i = p_i \oplus c_{i-1}$$

$$c_i = g_i + p_i \cdot c_{i-1}$$

$$c_0 = g_0 + p_0 c_{in}$$

$$s_0 = p_0 \oplus c_{in}$$

$$c_1 = g_1 + p_1 c_0$$

$$= g_1 + p_1 g_0$$



$$s_1 = p_1 \oplus c_0$$

$$c_2 = g_2 + p_2 c_1$$

$$= g_2 + p_2 (g_1 + p_1 g_0)$$

$$= g_2 + p_2 g_1 + p_2 p_1 g_0$$

$$s_2 = p_2 \oplus c_1$$



Outline

- Subtractor
- Comparator



Subtractor

Recall:

2's Complement Subtraction

- $A = B - C$
 - $(A)_2 = (B)_2 + (-(C)_2) = (B)_2 + [C]_2 = (B)_2 + 2^n - (C)_2 = 2^n + (B - C)_2$
 - If $B \geq C$
 - $A \geq 2^n$ and the carry is **discarded**
 - $(A)_2 = (B)_2 + [C] \mid_{\text{carry discarded}}$
 - If $B < C$
 - $A = 2^n - (C - B)_2 = [C - B]_2$ or $A = -(C - B)_2$ (no carry in this case)
 - **No overflow** for Case 2.
- $(A)_2 = (B)_2 + (-(C)_2) = (B)_2 + [C]_2 = (B)_2 + (C)'_2 + 1$

Recall: Sample 1

$$\begin{array}{r} 01001101 \\ - 00111010 \\ \hline \end{array}$$

$$\begin{array}{r} 01001101 \\ + 11000110 \\ \hline 100010011 \end{array}$$

Carry = 1 $\Rightarrow$ Result is OK

Recall: Sample 2

$$\begin{array}{r} 01000011 \\ - 01010100 \\ \hline \end{array}$$

$$\begin{array}{r} 01000011 \\ + 10101100 \\ \hline 11101111 \end{array}$$

Carry = 0 => Result is **not** OK

$$[11101111]_2 = 00010001$$

$$\text{Result} = - (00010001)$$

2's Complement Subtractor

- Inputs

- 2 numbers
- x_i, y_i

$$\begin{array}{r} x_i \\ - y_i \\ \hline C_i \ S_i \end{array}$$

- Output


- 1 number
- 1 borrow

- Functionality

- Subtract two numbers

2's Complement Subtractor Vs. Full Adder

- $C_{i-1} = 0$
 - Input: x_i, y_i
 - $S_i = x_i + y_i$
- $C_{i-1} = 1$
 - Input: $x_i, (y_i)'$
 - $S_i = x_i - y_i$
- **Functionality**
 - Subtract two numbers




4-bit 2's Complement Subtractor

- Inputs
 - 2 4-bit numbers
 - a, b
- Output
 - a-b


4-bit Subtractor: Realization

- **Inputs**
 - 2 4-bit numbers
 - a, b
- **Output**
 - a-b



$$a - b = a + (-b) = a + (\bar{b} + 1)$$

4-bit Subtractor: Detailed Realization



$$a - b = a + (-b) = a + (\bar{b} + 1)$$

2's Complement Adder/ Subtractor

- Inputs
 - 2 4-bit numbers
 - **Select**
- Output
 - **Select** == 0 $\Rightarrow$ Add
 - **Select** == 1 $\Rightarrow$ Sub


Adder/ Subtractor: Realization

- Inputs

- 2 4-bit numbers
- Select

- Output

- Select == 0 => Add
- Select == 1 => Sub



Overflow


$$\begin{array}{r}
 + \quad 11000011 \\
 \quad 10101100 \\
 \hline
 101101111
 \end{array}$$

$$\begin{array}{r}
 \quad 00110100 \\
 + \quad 01101000 \\
 \hline
 10011100
 \end{array}$$

Case	Carry	Sign Bit	Condition	Overflow ?
B + C	0	0	$B + C \leq 2^{n-1} - 1$	No
	0	1	$B + C > 2^{n-1} - 1$	Yes
B - C	1	0	$B \leq C$	No
	0	1	$B > C$	No
-B - C	1	1	$-(B + C) \geq -2^{n-1}$	No
	1	0	$-(B + C) < -2^{n-1}$	Yes

Overflow Detection

- Design a circuit to detect overflow




Overflow Detection:

TT

Case	Carry	Sign Bit	Condition	Overflow ?
B + C	0	0	$B + C \leq 2^{n-1} - 1$	No
	0	1	$B + C > 2^{n-1} - 1$	Yes
B - C	1	0	$B \leq C$	No
	0	1	$B > C$	No
-B - C	1	1	$-(B + C) \geq -2^{n-1}$	No
	1	0	$-(B + C) < -2^{n-1}$	Yes

a_{n-1}	b_{n-1}	c_{n-2}	c_{n-1}	s_{n-1}	V
0	0	0	0	0	0
0	0	1	0	1	1
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	1	0



Overflow Detection: Logic Equation



Case	Carry	Sign Bit	Condition	Overflow ?
B + C	0	0	$B + C \leq 2^{n-1} - 1$	No
	0	1	$B + C > 2^{n-1} - 1$	Yes
B - C	1	0	$B \leq C$	No
	0	1	$B > C$	No
-B - C	1	1	$-(B + C) \geq -2^{n-1}$	No
	1	0	$-(B + C) < -2^{n-1}$	Yes

a_{n-1}	b_{n-1}	c_{n-2}	c_{n-1}	s_{n-1}	V
0	0	0	0	0	0
0	0	1	0	1	1
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	1	0

$$V = a_{n-1} \cdot b_{n-1} \cdot (s_{n-1})' + (a_{n-1})' \cdot (b_{n-1})' \cdot s_{n-1}$$

Overflow Detection: Realization

$$V = a_{n-1} \cdot b_{n-1} \cdot (s_{n-1})' + (a_{n-1})' \cdot (b_{n-1})' \cdot s_{n-1}$$




Overflow Detection: Realization 2

a_{n-1}	b_{n-1}	c_{n-2}	c_{n-1}	s_{n-1}	V
0	0	0	0	0	0
0	0	1	0	1	1
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	1	0

$$V = a_{n-1} \cdot b_{n-1} \cdot (s_{n-1})' + (a_{n-1})' \cdot (b_{n-1})' \cdot s_{n-1}$$

$$V = c_{n-2} \oplus c_{n-1}$$



Comparator

Comparator

- **Inputs**
 - 2 numbers
 - x_i, y_i
- **Output**
 - 3 1-bit
 - Equal
 - Greater than
 - Lower than

Comparator: Check Equality

- Design a circuit to check the equality of two numbers


Comparator: Check Inequality

- Design a circuit to check $a > b$

Check Inequality: Realization

- Check MSB of a

- If $a_3 = 1$ and $b_3 = 0 \Rightarrow a > b$
- If $a_3 = 0$ and $b_3 = 1 \Rightarrow a < b$
- Else If $a_2 = 1$ and $b_2 = 0 \Rightarrow a > b$
- Else If $a_2 = 0$ and $b_2 = 1 \Rightarrow a < b$
- ($a_3 = b_3$)
- Else If $a_1 = 1$ and $b_1 = 0 \Rightarrow a > b$
- Else If $a_1 = 0$ and $b_1 = 1 \Rightarrow a < b$
- ($a_3 = b_3, a_2 = b_2$)



Comparator Circuit


- Design a comparator circuit (7485)

- Inputs

- 2 4-bit numbers
- I, e and g (cascading)


- Outputs

- If ($A > B$) $\Rightarrow$ $lt=0$, $eq=0$, $gt=1$
- if ($A < B$) $\Rightarrow$ $lt=1$, $eq=0$, $gt=0$
- if ($A = B$) $\Rightarrow$ $lt=l$, $eq=e$, $gt=g$




Comparator: 16 bit

- Compare two 16-bit numbers



16-bit Comparator: Steps

1. Compare the **4 most significant bits** of the two inputs
 - 'A' is **less** than 'B' if its 4 MSB are **smaller** => STOP
 - 'A' is **greater** than 'B' if its 4 MSB are **larger** => STOP
 - If these 4 MSB are the **last ones**, two numbers are equal => STOP
 - If they are **equal** the **result** can be found in **this first stage** => GO Step2
2. Comparator will **recursively** do the same comparison on **less significant bits four by four**



Comparator: Signed numbers

- Design a circuit to compare two signed numbers

Signed Numbers ($A > B$)

- $A > B$
 - If **A** is **positive** and **B** is **negative** $\Rightarrow A > B$
 - If **Both** are **positive** or **negative** $\Rightarrow$ consider gt
- **Example:** compare +3 and +2 by a 4 bit unsigned comparator
 - $3 = (0010)_2$
 - $2 = (0011)_2$
 - In unsigned comparator $\Rightarrow 3 > 2$
- **Example:** compare -2 and -3 by a 4 bit unsigned comparator
 - $(-2)_{2s} = 2^n - 2 \Rightarrow (1110)_{2s}$
 - $(-3)_{2s} = 2^n - 3 \Rightarrow (1101)_{2s}$
 - In unsigned comparator $\Rightarrow 2^n - 2 > 2^n - 3$

Signed Numbers ($A > B$): K-map

		a3 b3			
		00	01	11	10
gt	0	0 0	1 2	0 6	0 4
	1	1 1	1 3	1 7	0 5
		sgt			

$$sgt = \overline{a_3}.b_3 + \overline{a_3}.gt + b_3.gt$$

Signed Numbers ($A < B$)

- $A < B$
 - If A is **negative** and B is **positive** $\Rightarrow A < B$
 - If **Both** are **positive** or **negative** $\Rightarrow$ consider it
- **Example:** compare +2 and +3 by a 4 bit unsigned comparator
 - $2 = (0010)_2$
 - $3 = (0011)_2$
 - In unsigned comparator $\Rightarrow 2 < 3$
- **Example:** compare -3 and -2 by a 4 bit unsigned comparator
 - $(-3)_{2s} = 2^n - 3 \Rightarrow (1101)_{2s}$
 - $(-2)_{2s} = 2^n - 2 \Rightarrow (1110)_{2s}$
 - In unsigned comparator $\Rightarrow 2^n - 3 < 2^n - 2$

Signed Numbers ($A < B$): K-map

a ₃ b ₃		00	01	11	10
lt	0	0 0	0 2	0 6	1 4
	1	1 1	0 3	1 7	1 5

slt

$$slt = a_3 \cdot \overline{b_3} + lt \cdot a_3 + lt \cdot \overline{b_3}$$

Sample Logic1: BCD Adder

- Design a circuit to add two BCD numbers

BCD Adder: Truth Table

- Compare **BCD sum** with **binary sum**

Binary Sum						BCD Sum					Decimal
K	Z ₈	Z ₄	Z ₂	Z ₁		C	S ₈	S ₄	S ₂	S ₁	
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0		0	0	0	1	0	2
0	0	0	1	1		0	0	0	1	1	3
0	0	1	0	0		0	0	1	0	0	4
0	0	1	0	1		0	0	1	0	1	5
0	0	1	1	0		0	0	1	1	0	6
0	0	1	1	1		0	0	1	1	1	7
0	1	0	0	0		0	1	0	0	0	8
0	1	0	0	1		0	1	0	0	1	9
0	1	0	1	0		1	0	0	0	0	10
0	1	0	1	1		1	0	0	0	1	11
0	1	1	0	0		1	0	0	1	0	12
0	1	1	0	1		1	0	0	1	1	13
0	1	1	1	0		1	0	1	0	0	14
0	1	1	1	1		1	0	1	0	1	15
1	0	0	0	0		1	0	1	1	0	16
1	0	0	0	1		1	0	1	1	1	17
1	0	0	1	0		1	1	0	0	0	18
1	0	0	1	1		1	1	0	0	1	19

BCD Adder Vs. Binary Adder

- When are they different?

Binary Sum						BCD Sum					Decimal
K	Z ₈	Z ₄	Z ₂	Z ₁		C	S ₈	S ₄	S ₂	S ₁	
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0		0	0	0	1	0	2
0	0	0	1	1		0	0	0	1	1	3
0	0	1	0	0		0	0	1	0	0	4
0	0	1	0	1		0	0	1	0	1	5
0	0	1	1	0		0	0	1	1	0	6
0	0	1	1	1		0	0	1	1	1	7
0	1	0	0	0		0	1	0	0	0	8
0	1	0	0	1		0	1	0	0	1	9
0	1	0	1	0		1	0	0	0	0	10
0	1	0	1	1		1	0	0	0	1	11
0	1	1	0	0		1	0	0	1	0	12
0	1	1	0	1		1	0	0	1	1	13
0	1	1	1	0		1	0	1	0	0	14
0	1	1	1	1		1	0	1	0	1	15
1	0	0	0	0		1	0	1	1	0	16
1	0	0	0	1		1	0	1	1	1	17
1	0	0	1	0		1	1	0	0	0	18
1	0	0	1	1		1	1	0	0	1	19

BCD Adder Vs. Binary Adder: Difference

- When are they different?
 - $F = K + Z_8 Z_4 + Z_8 Z_2$


Binary Sum					BCD Sum					Decimal
K	Z ₈	Z ₄	Z ₂	Z ₁	C	S ₈	S ₄	S ₂	S ₁	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

BCD Adder: How to correct?

- When are they different?
 - $F = K + Z_8 Z_4 + Z_8 Z_2$
- How to correct it?
 - Add by 6 (0110)

Binary Sum						BCD Sum					Decimal
K	Z ₈	Z ₄	Z ₂	Z ₁		C	S ₈	S ₄	S ₂	S ₁	
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0		0	0	0	1	0	2
0	0	0	1	1		0	0	0	1	1	3
0	0	1	0	0		0	0	1	0	0	4
0	0	1	0	1		0	0	1	0	1	5
0	0	1	1	0		0	0	1	1	0	6
0	0	1	1	1		0	0	1	1	1	7
0	1	0	0	0		0	1	0	0	0	8
0	1	0	0	1		0	1	0	0	1	9
0	1	0	1	0		1	0	0	0	0	10
0	1	0	1	1		1	0	0	0	1	11
0	1	1	0	0		1	0	0	1	0	12
0	1	1	0	1		1	0	0	1	1	13
0	1	1	1	0		1	0	1	0	0	14
0	1	1	1	1		1	0	1	0	1	15
1	0	0	0	0		1	0	1	1	0	16
1	0	0	0	1		1	0	1	1	1	17
1	0	0	1	0		1	1	0	0	0	18
1	0	0	1	1		1	1	0	0	1	19


BCD Adder: Realization



Sample Logic2: Max Logic

- Design a circuit to find the maximum number

Max Logic



Sample Logic3: Multiplier

- Design a circuit to multiply two 2-bit numbers

$$X = \sum_{i=0}^{M-1} X_i 2^i$$

↖
Multiplicand

$$Y = \sum_{i=0}^{N-1} Y_i 2^i$$

↘
Multiplier

Product

$$Z = X * Y$$

Multiplier: Recall

$$\begin{array}{r} 1100 \\ 0101 \\ \hline \end{array} : 12_{10} : 5_{10}$$

$$\begin{array}{r} 1100 \\ 0101 \\ \hline 1100 \end{array} : 12_{10} : 5_{10}$$

$$\begin{array}{r} 1100 \\ 0101 \\ \hline 1100 \\ 0000 \end{array} : 12_{10} : 5_{10}$$

$$\begin{array}{r} 1100 \\ 0101 \\ \hline 1100 \\ 0000 \\ 1100 \end{array} : 12_{10} : 5_{10}$$

$$\begin{array}{r} 1100 \\ 0101 \\ \hline 1100 \\ 0000 \\ 1100 \\ 0000 \\ \hline \end{array} : 12_{10} : 5_{10}$$

$$\begin{array}{r} 1100 \\ 0101 \\ \hline 1100 \\ 0000 \\ 1100 \\ 0000 \\ \hline 00111100 \end{array} : 12_{10} : 5_{10} : 60_{10}$$

Multiplier: Partial Products

$$X = \sum_{i=0}^{M-1} X_i 2^i$$
 Multiplicand

$$Y = \sum_{i=0}^{N-1} Y_i 2^i$$
 Multiplier

1100	:	12 ₁₀		multiplicand
0101	:	5 ₁₀		multiplier
1100				partial
0000				products
1100				product
0000				
00111100	:	60 ₁₀		

$$Z = X * Y$$

$$= \sum_{i=0}^{N-1} \left(\sum_{j=0}^{M-1} X_i Y_j 2^{i+j} \right)$$

Partial products

Multiplier: Binary Representation

Multiplicand: $Y = (y_{M-1}, y_{M-2}, \dots, y_1, y_0)$

Multiplier: $X = (x_{N-1}, x_{N-2}, \dots, x_1, x_0)$

Product:
$$P = \left(\sum_{j=0}^{M-1} y_j 2^j \right) \left(\sum_{i=0}^{N-1} x_i 2^i \right) = \sum_{i=0}^{N-1} \sum_{j=0}^{M-1} x_i y_j 2^{i+j}$$


						y_5	y_4	y_3	y_2	y_1	y_0
						x_5	x_4	x_3	x_2	x_1	x_0
						$x_0 y_5$	$x_0 y_4$	$x_0 y_3$	$x_0 y_2$	$x_0 y_1$	$x_0 y_0$
					$x_1 y_5$	$x_1 y_4$	$x_1 y_3$	$x_1 y_2$	$x_1 y_1$	$x_1 y_0$	
				$x_2 y_5$	$x_2 y_4$	$x_2 y_3$	$x_2 y_2$	$x_2 y_1$	$x_2 y_0$		
			$x_3 y_5$	$x_3 y_4$	$x_3 y_3$	$x_3 y_2$	$x_3 y_1$	$x_3 y_0$			
		$x_4 y_5$	$x_4 y_4$	$x_4 y_3$	$x_4 y_2$	$x_4 y_1$	$x_4 y_0$				
	$x_5 y_5$	$x_5 y_4$	$x_5 y_3$	$x_5 y_2$	$x_5 y_1$	$x_5 y_0$					
p_{11}	p_{10}	p_9	p_8	p_7	p_6	p_5	p_4	p_3	p_2	p_1	p_0

multiplicand
multiplier


partial
products

product

4-bit Multiplier: Realization



6-bit Multiplier: Realization



Thank You

